

SHEET TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	POWER MAP
05	P4_LGA775_A
06	P4_LGA775_B
07	P4_LGA775_C
08	P4_LGA775_D
09	GMCH-BROADWATER_HOST
10	GMCH-BROADWATER_DDRII
11	GMCH-BROADWATER_PCI E, DMI
12	GMCH-BROADWATER_INT VGA
13	GMCH-BROADWATER_GND
14	GMCH-BROADWATER_PWR
15	DDRII CHANNEL A 1,2
16	DDRII CHANNEL B 1,2
17	DDRII TERMINATION
18	PCI EXPRESS*16 SLOT
19	ICH8 PCI, USB, DMI, LAN
20	ICH8 GPIO, CTRL
21	ICH8 SATA, FAN PWM
22	ICH8 VCC, GND
23	CLOCK GEN CK505
24	PCI EXPRESS*1 ,PCI SLOT 1,2
25	ITE8712GB,RESET DRIVE
26	COM,LPT
27	BIOS,CI ,HWM,KB/MS

SHEET TITLE


28	AZALIA ALC883
29	AUDIO JACK
30	VCORE PWM ISL6312
31	DISCRETE POWER
32	ATX POWER
33	IDE RAID IT8212
34	1394 TI TSB43AB23
35	LAN MARVELL 88E8053
36	FAN CONTROL
37	FRONT PANEL ,FUSB ,FDD

Gigabyte Technology

Title		Cover Sheet	
Size	Document Number	Rev	
Custom	965P-S3	1.02	
Date:	Wednesday, July 12, 2006	Sheet	1 of 35


Circuit or PCB layout change
for next version

Component value change history

Data	Change Item	Reason
1.0A	release	
1.0B	PCB:1.0 CHANGE TO 1.01	
	ADD R1945 8.2K/4	
	ICH_FAN_TACH0與ICH_FAN_TACH1 分開	
	CPU_TEMP 改到I/O TEMP2	
	CPU PWROK R43 / C13 電阻請移除	
	AUDIO FB 改成 30/6/4A/S	
	ADD C31/C32/C33 10P/4  FOR EMI	
	DU1 指定 ISL6312CRZ/QFN48 WW52週	
	DR53/DR55/DR57 750/6 CHANGE TO 200/6	
	DR11 2.7K/4 CHANGE TO 2K/4	
	DEC5-DEC9 820U/2.5V CHANGE TO 560U/2.5V	
	DDRVT 改成RT9199	
	1_25V_OV1/2 改成S/B	
	ADD VCORE SMD CAP	
	DR29 75K/4/1 FOR OFFSET , DR35=169K/4/1 FOR FS	
	U54 Marvell18056 --> Marvell18053	
	REMOVE R1865 1K/4,REMOVE DR32 41.2K/4,ADD R1840 0/4 FOR C0/ADD C1332/C1392 0.047U/4 PCI_BT REMOVE	
	REMOVE R1942 22/6,,REMOVE RR19 0/6	JMICRON 25MHZ 由X'TAL來
	ADD RX1 25M/20p/30ppm/49US/20/D,ADD RCL1/RC2 33P/4/NPO/50V/J,ADD RR20 1M/4	
1.0C	1. PROCHOT R325=8.45K/4/1 , R327=2.43K/4/1 2. VTT_GMCH VOLTAGE R1823=12.7K/6/1 , 21824=6.49K/6/1	
1.0D	1. SPDIF-IN CBC50=470P/6 2. DL1 REMOVE? 3. JMB363 VCC_18V 確認 4. 0ohm REMOVE 5. U49 ICS588 --> ICS587 6. ADD R1944=0/4 7. SPDIF-IN MODIFY 8. U49 PIN45加粗	9.PCB:1.02

DATE	Change Item	Reason
1.0E	1. RUI JMB363 --> GBB363 2. GSATAII0_1 CHANGE料號 3. SRCCLK_3GPIO C1402,C1403 33P/4 REMOVE 4. SPI R1850=1K/4 REMOVE 5. JMB363替代VCC1.8V RR39-RR42 REMOVE 6. EC42,EC170 470uF/16V --> 820uF/2.5V	
1.0F	1. ATX : 11NH4-020024-71R-->11NH4-020024-81R-84R 2. U54 88E8053 --> 88E8056 3. DR53 200/6 --> 300/6 4. PCB ADD 精成,鼎富,大陸智恩,全成信 5. LAN RSET LR8 4.87K/4/1 --> 4.64K/4/1	






BLOCK DIAGRAM



ICH8 GPIO LIST TABLE




PIN NAME	PWR WELL	AFTER/ PLTRST	USAGE	NOTE
GP0	MAIN	IN	-ACZ_DET	P/U 8.2K VCC3
GP1/TACH1	MAIN	IN	ICH_FAN_TACH1	P/U 8.2K VCC3
GP2/PIRQE#	MAIN	IN	-PIRQE	P/U 8.2K VCC3
GP3/PIRQF#	MAIN	IN	-PIRQF	P/U 8.2K VCC3
GP4/PIRQG#	MAIN	IN	-PIRQG	P/U 8.2K VCC3
GP5/PIRQH#	MAIN	IN	-PIRQH	P/U 8.2K VCC3
GP6/TACH2	MAIN	IN	ICH_FAN_TACH2	P/U 8.2K VCC3
GP7/TACH3	MAIN	IN	ICH_FAN_TACH3	P/U 8.2K VCC3
GP8	STBY	IN	GPIO8(DUALBIOS_INPUT)	P/U 8.2K 3VDUAL
GP9	STBY	OUT	WOL_ONLY	P/D 100K GND
GP10	STBY	IN	CLGPIO1	P/U 8.2K 3VDUAL
GP11/SMBALERT#	STBY	OUT	-SMBALRT	P/U 8.2K 3VDUAL
GP12	STBY	IN	MB_ID0	P/U 8.2K 3VDUAL
GP13	STBY	IN	-LPCPME	P/U 8.2K 3VDUAL
GP14	STBY	IN	CLGPIO2	P/U 8.2K 3VDUAL
GP15	STBY	OUT	LAN_DISABLE(STP_PCI-)	N/A
GP16	MAIN	OUT/LOW	RESET	N/A
GP17/TACH0	MAIN	IN	ICH_FAN_TACH0	P/U 8.2K VCC3
GP18	MAIN	OUT	MB_ID1	P/U 8.2K VCC3
GP19	MAIN	IN	SATA1GP	P/U 8.2K VCC3
GP20	MAIN	OUT	-SPI_WP0	P/U 1K 3VCL
GP21	MAIN	IN	SATA0GP	P/U 8.2K VCC3
GP22	MAIN	IN	SCLOCK	P/U 8.2K VCC3
GP23	MAIN	OUT	-LDRQ1	P/U 8.2K VCC3
GP24	STBY	OUT	CLGPIO0	P/U 8.2K 3VDUAL
GP25	STBY	IN	MB_ID2(STP_CPU-)	P/U 8.2K 3VDUAL
GP26/S4_STATE#	STBY	OUT	S4_STATE#	P/U 8.2K 3VDUAL
GP27	STBY	OUT/LOW	GPIO27(EL_STATE0)	P/U 8.2K 3VDUAL
GP28	STBY	OUT/LOW	PWR_LED(EL_STATE1)	N/A
GP29/OC5#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP30/OC6#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP31/OC7#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP32	MAIN	OUT	DUAL_BIOS	P/U 100K+1M VCC3
GP33	MAIN	OUT	DUAL_BIOS	P/U 8.2K VCC3
GP34	MAIN	OUT/LOW	GPIO34/SMB_RST	N/A
GP35	MAIN	OUT	SATACLKREQ#	N/A
GP36	MAIN	IN	SATA2GP	P/U 8.2K VCC3
GP37	MAIN	IN	SATA3GP	P/U 8.2K VCC3
GP38	MAIN	IN	SLOAD	P/U 8.2K VCC3
GP39	MAIN	IN	GPIO39	P/D 8.2K GND
GP48	MAIN	IN	GPIO48	P/U 8.2K VCC3
GP49	MAIN	IN	CPUPWROK	P/U 100 VTT_OL

VCORE:3 PHASE PWM--ISL6312






Gigabyte Technology			
Title			
TABLE LIST			
Size	Document Number	Rev	
B	965P-S3	1.02	
Date:	Wednesday, July 12, 2006	Sheet	4 of 35





HA/REQ: 4/14
ADSTB: 4/17







Impedance=50 +- 15% for 4 -layer




Gigabyte Technology		
Title		
P4_LGA775-A		
Size	Document Number	Rev
Custom	965P-S3	1.02
Date:	Wednesday, July 12, 2006	Sheet 5 of 35






Gigabyte Technology		
Title P4_LGA775-C		
Size B	Document Number 965P-S3	Rev 1.02
Date:	Wednesday, July 12, 2006	Sheet 7 of 35


PECI:Platform Environment Control Interface




CPU-SK/775/D/GF



CPU-SK/775/D/GF






CPU-SK/775/D/GF



CPU-SK/775/D/GF

Gigabyte Technology

Title		P4_LGA775-E,F,G,H	
Size B	Document Number	965P-S3	Rev 1.02
Date:	Wednesday, July 12, 2006	Sheet 8	of 35



Gigabyte Technology	
Title GMCH-HOST	
Size B	Document Number 965P-S3
Date: Wednesday, July 12, 2006	Sheet 9 of 35
	Rev 1.02

U2C

Pin list for U2C including SMA, SDO, SDOQ, SDOA, SDOB, SDOC, SDOE, SDOF, SDOG, SDOH, SDOI, SDOJ, SDOK, SDOA, SDOB, SDOC, SDOE, SDOF, SDOG, SDOH, SDOI, SDOJ, SDOK, SDOA, SDOB, SDOC, SDOE, SDOF, SDOG, SDOH, SDOI, SDOJ, SDOK.

DDR_0

LE82BWRP-C1/BGA1226

DDR INTERFACE





U2D

Pin list for U2D including SMA, SDO, SDOQ, SDOA, SDOB, SDOC, SDOE, SDOF, SDOG, SDOH, SDOI, SDOJ, SDOK, SDOA, SDOB, SDOC, SDOE, SDOF, SDOG, SDOH, SDOI, SDOJ, SDOK.



DDR_1

LE82BWRP-C1/BGA1226


Pin list for U2D including SMA, SDO, SDOQ, SDOA, SDOB, SDOC, SDOE, SDOF, SDOG, SDOH, SDOI, SDOJ, SDOK, SDOA, SDOB, SDOC, SDOE, SDOF, SDOG, SDOH, SDOI, SDOJ, SDOK.





Gigabyte Technology logo and document information including title 'GMCH-DDRII', document number '965P-S3', date 'Wednesday, July 12, 2006', and page number '1 of 35'.



Gigabyte Technology			
Title GMCH-PCI E & DMI			
Size Custom	Document Number	965P-S3	
Date:	Wednesday, July 12, 2006	Sheet	11 of 35
			Rev 1.02












Gigabyte Technology		
GMCH-INTERNAL VGA		
Size B	Document Number	Rev
	965P-S3	1.02
Date:	Wednesday, July 12, 2006	Sheet 12 of 35







Gigabyte Technology

Title		
GMCH-GND		
Size	Document Number	Rev
Custom	965P-S3	1.02
Date:	Wednesday, July 12, 2006	Sheet 13 of 35








Sigabyte Technology	
Title	
DDRII CHANNEL A	
Size	Document Number
Custom	965P-S3
Date	Sheet 15 of 35
Rev 1.02	



Sigabyte Technology	
Title	
DDRII CHANNEL B	
Size	Document Number
Customer	965P-S3
Date	Rev 1.02
	Sheet 16 of 35





DDR TERMINATION CHANNEL A

DDRVTT Decouple



DDR18V Decouple





DDRVTT Decouple



DDR TERMINATION CHANNEL B




DDR18V Decouple

DDRVTT Decouple



Gigabyte Technology

Title		
DDRII TERMINATOR		
Size	Document Number	Rev
Custom	965P-S3	1.02
Date:	Wednesday, July 12, 2006	Sheet 17 of 35



15,16,20,23,24,30,33,34 SMBCLK
15,16,20,23,24,30,33,34 SMBDATA

20,24,34 -PCIE_WAKE

PCIE16:15/4/8/4/15

EXP A TXP[0..15] >>> EXP_A_TXP[0..15] 11
EXP A TXN[0..15] >>> EXP_A_TXN[0..15] 11



EXP A TXP0	C92	0.1u4/Y5V/16V/Z	EXP A TXP0C
EXP A TXN0	C93	0.1u4/Y5V/16V/Z	EXP A TXN0C
EXP A TXP1	C94	0.1u4/Y5V/16V/Z	EXP A TXP1C
EXP A TXN1	C95	0.1u4/Y5V/16V/Z	EXP A TXN1C
EXP A TXP2	C96	0.1u4/Y5V/16V/Z	EXP A TXP2C
EXP A TXN2	C97	0.1u4/Y5V/16V/Z	EXP A TXN2C
EXP A TXP3	C98	0.1u4/Y5V/16V/Z	EXP A TXP3C
EXP A TXN3	C99	0.1u4/Y5V/16V/Z	EXP A TXN3C
EXP A TXP4	C100	0.1u4/Y5V/16V/Z	EXP A TXP4C
EXP A TXN4	C101	0.1u4/Y5V/16V/Z	EXP A TXN4C
EXP A TXP5	C102	0.1u4/Y5V/16V/Z	EXP A TXP5C
EXP A TXN5	C103	0.1u4/Y5V/16V/Z	EXP A TXN5C
EXP A TXP6	C104	0.1u4/Y5V/16V/Z	EXP A TXP6C
EXP A TXN6	C105	0.1u4/Y5V/16V/Z	EXP A TXN6C
EXP A TXP7	C106	0.1u4/Y5V/16V/Z	EXP A TXP7C
EXP A TXN7	C107	0.1u4/Y5V/16V/Z	EXP A TXN7C
EXP A TXP8	C108	0.1u4/Y5V/16V/Z	EXP A TXP8C
EXP A TXN8	C109	0.1u4/Y5V/16V/Z	EXP A TXN8C
EXP A TXP9	C110	0.1u4/Y5V/16V/Z	EXP A TXP9C
EXP A TXN9	C111	0.1u4/Y5V/16V/Z	EXP A TXN9C
EXP A TXP10	C112	0.1u4/Y5V/16V/Z	EXP A TXP10C
EXP A TXN10	C113	0.1u4/Y5V/16V/Z	EXP A TXN10C
EXP A TXP11	C114	0.1u4/Y5V/16V/Z	EXP A TXP11C
EXP A TXN11	C115	0.1u4/Y5V/16V/Z	EXP A TXN11C
EXP A TXP12	C116	0.1u4/Y5V/16V/Z	EXP A TXP12C
EXP A TXN12	C117	0.1u4/Y5V/16V/Z	EXP A TXN12C
EXP A TXP13	C118	0.1u4/Y5V/16V/Z	EXP A TXP13C
EXP A TXN13	C119	0.1u4/Y5V/16V/Z	EXP A TXN13C
EXP A TXP14	C120	0.1u4/Y5V/16V/Z	EXP A TXP14C
EXP A TXN14	C121	0.1u4/Y5V/16V/Z	EXP A TXN14C
EXP A TXP15	C122	0.1u4/Y5V/16V/Z	EXP A TXP15C
EXP A TXN15	C123	0.1u4/Y5V/16V/Z	EXP A TXN15C

11 SDVO_CLK >>> SVDO_CLK

11 SDVO_CLDATA >>> SVDO_CLDATA

12 EXP_EN_HDR >>> EXP_EN_HDR

PCIESLOT-164DN-2 3GIO_*16







PCI-E/16X-164P/BU-297C/RIGHT PUSH

Gigabyte Technology

PCI EXPRESS * 16

Title	Document Number		Rev
	965P-S3		1.02
Date:	Wednesday, July 12, 2006	Sheet	18 of 35






Gigabyte Technology



Title: **ICH8-PCI, DMI, LAN, USB**

Size B | Document Number: **965P-S3** | Rev: **1.02**


Date: Wednesday, July 12, 2006 | Sheet: 19 of 35



FOR ICH7R POWER ON 瞬間會HIGH 到1.8V 之後0V, 必須PULL DOWN 1K/6






Gigabyte Technology		
ICH8 GPIO, CTRL		
Size B	Document Number	965P-S3
Date:	Wednesday, July 12, 2006	Sheet 20 of 35
		Rev 1.02



The ICH8 integrated GbE LAN test mode is activated any time the ICH8 GPIO39 signal is not at a low logic level.

Workaround
Under investigation. Possible workaround is to use a weak pulldown resistor on GPIO39 to ensure signal is always low





SIGNAL_NAME	NO LAN
VccCL1_05	de-CAP
VccCL3_3	Vcc3_3
VccCL1_5	de-CAP
VccGLAN1_5	Vcc1_5
VccGLAN3_3	Vcc3_3
VccGLANPLL	Vcc1_5
VccLAN1_05	N/A
VccLAN3_3	VCC3_3
LAN100_SLP	TO VccRTC
INTVRMEN	TO VccRTC
LAN_RST#	Tie to Vbs

50 歐姆: [18/4/10/4/18]



50 歐姆: [18/4/10/4/18]

50 歐姆: [18/4/10/4/18]


50 歐姆: [4/10]

50 歐姆: [4/10]

50 歐姆: [4/10]



GSEL=1,96Mhz from 14/15,SATACLK from 17/18
 GSEL=0,SATACLK from 14/15,PCIECLK from 17/18



- 25MCLK_LAN C1334 10p/4/NPO/50V/J/X
- 25MCLK_IDE C1393 10p/4/NPO/50V/J/X
- ICHCLK14 C1291 10p/4/NPO/50V/J/X
- PCLK0 C214 10p/4/NPO/50V/J/X
- PCLK1 C215 10p/4/NPO/50V/J/X
- ICH33 C216 10p/4/NPO/50V/J/X
- LPC33 C218 10p/4/NPO/50V/J/X
- USBCLK48 C219 10p/4/NPO/50V/J/X
- LPCCLK48 C220 10p/4/NPO/50V/J/X
- PCLK2 C1298 10p/4/NPO/50V/J/X
- CPUCLK C1396 10p/4/NPO/50V/J
- CPUCLK C1397 10p/4/NPO/50V/J
- MCHCLK C1398 10p/4/NPO/50V/J/X
- MCHCLK C1399 10p/4/NPO/50V/J/X
- SRCCLK_3GIO C1400 10p/4/NPO/50V/J
- SRCCLK_3GIO C1401 10p/4/NPO/50V/J








Gigabyte Technology

CK505 CLK GEN

965P-S3


Title: CK505 CLK GEN
 Document Number: 965P-S3
 Date: Wednesday, July 12, 2006
 Sheet 23 of 35
 Rev 1.02

PCI1,2 SLOT



Gigabyte Technology		
PCI SLOT 1, 2/PCIE*1		
Title	Document Number	Rev
Size	965P-S3	1.02
Date:	Wednesday, July 12, 2006	Sheet 24 of 35

IT8712F LPC I/O






RTS2- ==LOW CPU FAN 50%
 ==HIGH 100%

SOUT2	1	VID pins threshold voltage select: Vih / Vil : 2.0 / 0.8V
	0	VID pins threshold voltage select: Vih / Vil : 0.8 / 0.4V


1.2V or 3.3V tolerance select.
 1.2V OUTPUT 接 VTT_GMCH
 3.3V OUTPUT 接 3.3V
 LPCPD# = VIDVCC

VCC3 R1946 0.4/SHT/X VIDVCC
 VTT_GMCH R1947 0.4/X
VTT_GMCH/VCC3/VIDVCC 請走 20~30

如果 BSEL0/1 直接拉 TO N/B, R1768/R1769 不上




COMA




COM RI


REV:0.1 驗證




EXTERNAL COMB




LPT PORT



DYNAMIC CURRENT OC




-PROHOT




Gigabyte Technology		
Title		
COM & LPT PORT		
Size	Document Number	Rev
Custom	965P-S3	1.02
Date:	Wednesday, July 12, 2006	Sheet 26 of 35

TEMP H/W MONITOR




CASE OPEN





Case Open Circuits





VOLTAGE-- H/W MONITOR



KB/MS




BOOT DEVICE	GNT0	CS1
SPI	0	X
PCI	1	0
FWH	1	1



Gigabyte Technology


Title		
BIOS/HW-MONITOR/CI/KB/MS		
Size	Document Number	Rev
Custom	965P-S3	1.02
Date:	Wednesday, July 12, 2006	Sheet 27 of 35




Gigabyte Technology

Title			AC97 ALC658		
Size Custom	Document Number		965P-S3		Rev
				1.02	
Date:	Wednesday, July 12, 2006		Sheet	28	of 35


CODEC POWER/EMI PAD




CD IN







SPDIF




AZALIA JACK




3RP/26P/OR,BK,GY,BU,GE,PK/RA/D/1/B
VISTA規範:REAR-->BLK,CEN/SUB-->ORG




LINE-OUT




LINE-IN




MIC-IN




SURROUND





CEN/LFE



SURR BACK









AZALIA FRONT PANEL










Gigabyte Technology

Title		AUDIO JACK	
Size	Document Number	965P-S3	
Custom		Rev	1.02
Date:	Wednesday, July 12, 2006	Sheet	29 of 35



2SK3918/TO252/1300pF/7.5m
 2SK3918/TO252/1300pF/7.5m
 2SK3918/TO252/1300pF/7.5m
 2SK3918/TO252/1300pF/7.5m







Gigabyte Technology

Doc: **DISCRETE POWER / FAN CTRL**




Size: Document Number **965P-S3** Rev: **1.0**

Date: Wednesday, July 12, 2006 Sheet: 31 of 35

ATX POWER CONNECTOR




HOLE_3-2--->有鉛




Gigabyte Technology		
Title		
ATX POWER CONNECTOR		
Size	Document Number	Rev
B	965P-S3	1.02
Date:	Wednesday, July 12, 2006	Sheet 32 of 35
	2	1


3.3V to 1.8V Voltage Regulator




100U/D/10V/57




close to IC




close to pin42 and pin53




close to IC











close to pin58



close to pin17




close to pin22



PH_DD7	DD7A
PH_DD8	DD8A
PH_DD9	DD9A
PH_DD5	DD5A
PH_DD4	DD4A
PH_DD10	DD10A
PH_DD11	DD11A
PH_DD3	DD3A
PH_DD12	DD12A
PH_DD2	DD2A
PH_DD13	DD13A
PH_DD1	DD1A
PH_DD0	DD0A
PH_DD14	DD14A
PH_DD15	DD15A

PH_DIOW_N	DIOWnA
PH_DIOR_N	DIORnA
PH_DMACK_N	DMACKnA
PH_DA1	DA1A
PH_DA0	DA0A
PH_CS0_N	CS0nA
PH_DA2	DA2A
PH_CS1_N	CS1nA
PH_IORDY	IORDYA
PH_DMARQ	DMARQA
PH_INTRQ	INTRQA
PH_CBLID_N	PDIAGnA




SATA Connector



PCIE-1G LAN


- # Layout Check 注意事項
1. L1 PIN65 需下內層GND, 打 12 VIA
 2. 3VDUAL, VCC3, VDD15_L, AVDD25_L 至少走20mil寬, 並且電容擺設每兩pin至少放一顆Bypass Cap.
 3. X'TAL 25MHz 兩訊號線, TRACE 愈短愈好, 線寬12mil
 4. MDI正負0~3, TRACE 8:7:8, 每對之間保持 40mil



100歐母: [20/5/7/5/20]

50歐母: [18/4/10/4/18]


USB_LAN CONNECTOR




LAN 100歐母: [30/4/8/4/30] FOR B 製程

90歐母: [15/4.5/7.5/4.5/15]



3VDUAL




2.5V



1.2V




EEPROM




Gigabyte Technology		
MARVELL 88E8001		
Title	Document Number	Rev
	965P-S3	1.02
Size Custom		
Date: Wednesday, July 12, 2006	Sheet 34	of 35


FRONT USB1




FRONT USB2




FRONT USB3




FRONT USB OC1





USB POWER




FLOPPY



SATA LED



INTEL FRONT PANEL



Gigabyte Technology		
FP,F_USB,USB PWR,FDD,BZ		
Title	Document Number	Rev
	965P-S3	1.02
Date:	Wednesday, July 12, 2006	Sheet 35 of 35